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Abstract 
In combinational digital circuits, design of half adder, half subtractor, full adder and full 
subtractor is a promising one. In this paper, an improved full adder circuit is proposed using 
Quantum dot Cellular Automata (QCA) technology. When compared to other full adder 
circuits, the proposed design has less number of cells as well as area and delay is at 
minimum value. To design this full adder, a different approach for sum and carry outputs of 
full adder has been used. The simulation result obtained from the QCADesigner software 
confirms that the presented circuits functioning well and can be used as potential candidate 
in the design of combinational circuits in QCA technology.  Finally the proposed QCA full 
adder is designed by using 5 input majority gate and acceptable results are achieved. 
 
Index Terms- QCA, full adder, majority gate 
 
INTRODUCTION 
In the near future, it is expected that the 
CMOS technology reaches to the end of its 
road map because of many serious 
challenges such as short channel effect, 
impurity variations, high cost of the 
lithography and more importantly, the 
heat.  So, many technologies such as 
Single Electron Transistor (SET), 
Resonant Tunneling Diode (RTD), and 
Carbon Nano tube Field Effect Transistor 
(CNFET) and Quantum dot Cellular 
Automata (QCA) have been emerged to 
solve the mentioned problems. According 
to the international technology road map 
for semiconductors (ITRS) report which 
offers an accurate summary of future 
technologies, QCA is one of the promising 
future solutions.  
 
The QCA is a powerful alternative to using 
VLSI circuits because of its ability to 
achieve high performance in terms of   
device density, clock frequency and power 
consumption. This technology is based on 
a specific physical phenomenon, called 
Coulomb repulsion, which uses location of 
electron pairs instead of voltage levels for 
logical modes. The data is represented by 
cells polarizations, which are controlled by 
inputs and clock signals.A key advantage 
of QCA devices is the simplified inter- 
connection which is possible with this 
paradigm.Since the cells communicate 
only with their nearest neighbours, there is 
no need for long interconnection lines.The 
inputs are applied to the cells at the edge 
of the system and the computation 
proceeds until the output appears at cells at 
the edge of the QCA array. Physical and 
algorithmic based designs are two different 
aspects which are studied in QCA. In high 
level designs, concentration is on the 
logical and algorithmic design as well as 
the physical design.However,physical 
interactions can be disruptive in device 
performance. Therefore, control of the 
physical interactions is a necessary 
problem in there at QCA circuit designs, 
especially in large systems. The circuits in 
QCA technology have been designed and 
improved in the terms of area, complexity, 
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memory, adders and sequential circuit are 
implemented in QCA technology. 
 
ARCHITECTURE OF QCA 
QCA CELL 
A basic QCA consist of four quantum dots 
in square array. In this the electron are able 
to tunnel the through the dots but cannot 
leave the cell. If two electrons are present 
in the cell then coulomb repulsion will 
force them towards the corner of the cel l. 
There are two types of polarization as 
shown in Fig.1 that are logic ‘0’ and logic 
‘1’. The coulo mb interaction between the 
electrons will cause the cell in same 
polarization. If the polarization of one cell 
will change then the second cell exhibits a 








In QCA structures fabrication of 
interconnection between components 
needs to be handled efficiently for a better 
stability.Till now, there are two different 
types of crossover are available. These are 
coplanar and multilayer. In multilayer 
crossover, multiple layers are used as in 
CMOS circuit design for interconnection 
between components as depicted in Fig. 
2(a). In coplanar crossover strategy, wire 
crossing is done by two different cells. 
These cells are orthogonal to each other, 
so they operate without affecting 
neighbouring cells. The first wire consists 
of cells of 90
o
 orientations and second wire 
has only 45
0 
orientations as shown in Fig. 
2(b). The main drawback of this scheme is 
that any misalignment of cells during 
fabricationmay cause a cross coupling 
between the two wires. Works have been 
done to mitigate such effects, and also to 
increase therobustness of the circuits, but 
all these end up with large area overhead. 
 
Fig:2 (A) Multilayer Crossing 
 
 
Fig:2(B) Coplanar Crossing 
 
QCA CLOCKING 
In QCA, clocking is a crucial parameter; it 
is used for providing power to the circuit 
and also for controlling the flow of 
information. The clock signal is generated 
by the application of an electric field to the 
cell, which raises or lowers the tunneling 
barrier between the quantum dots in the 
cell which enables the transfer of electrons 
between the cells. By means of clocking, 
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barriers between quantum dots for the 
transfer of electrons between the quantum 
dots. In QCA, there two types of clocking 
scheme used for an adjustment of 
tunnelling barriers between quantum dots 
such as zone clocking and continuous 
clocking. In Zone Clocking, each clock 
has four clock phases are used: switch, 
hold, release and relax as shown in Fig 3. 
Color coding for different cells is shown in 
Fig. 4. 
Switch phase-In the beginning, cells 
remain in the unpolarized state and have 
low potential barriers, then barriers are 
raised. 
Hold phase- In this phase, potential 
barriers are kept high. 
Release phase-In this phase, potential 
barriers are brought down. 
Relax phase-In this phase potential barrier 
of the cells kept at low state and cells 
remain in the unpolarized state. 
In Continuous clocking, potential field is 












With the use of QCA cells we can able to 
design, different logic gates with small 
size, faster response and even it consumes 
very less power. An example of inverter 
circuit using QCA cells is shown in Fig.5, 
which is formed by the diagonal placement 
of cells between neighbours. By means of 
misalignment between the cells there is an 
electrostatic interaction which cause the 





Fig5: Invertor Gate 
 
MAJORITY GATE 
The QCA majority gate contains three 
inputs and one output and the output is the 
function of three inputs. The majority gate 
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If we fix one input polarization of input 
then we can control the output of QCA 
majority gate. If we fix input C equal to 
logic “0” then the output of the majority 
gate becomes AND gate. 
 
Similarly if we fix input C equal to logic 
“1” then the output of the majority gate 
becomes OR gate.  
 
FOR OR GATE  
 Y =AB+BC+CA 
Consider C has binary 1 
 Y =AB+B+A =A(1+B)+B =A+B  
 
FOR AND GATE 
Y=AB+BC=CA 
Consider C has binary 0 
 Y =AB+0+0 =AB 
The structure of AND and OR gate using 
QCA is shown in Fig. 7. 
 
 










The five input majority gate is given below  
 
 
ONE BIT QCA FULL ADDER 
DESIGN 
In this section, The various schematic 
formulations of one-bit full adder and their 
QCA layouts which have been presented 
in this paper.In the all following adders 
A,B and C are binary inputs and sum and 
carry represent the outputs.The first one 
shown in Fig 8, consist of five majority 
gates and three inverters.The QCA layout 
of this design uses  172 cells and has 2 
clocking phases. 
 
Another design of QCA full adder has 
three majority gate and two inverters has 
shown in fig 9, The QCA layout of this 
design uses 73 cells and has 2 clocking 
phases. 
As demonstrated in Fig 10, another design 
of full adder consists of three majority 
gates and two inveters.The QCA layouts of 
this design has 2 clock phases and also has 
64 cells. 
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Fig.8 one bit qca full adder 
 
Fig 9 and 10 has the same derivation and 






Fig 9: one bit QCA full adder 
 
 
Fig 10: one bit QCA full adder 
 
PROPOSED QCA FULL ADDER 
To design our input full adder, we need a 
new formulation for sum output of full 







Fig 11, which shows the schematic of  the 
above Equation uses one five input 
majority gate, one three input majority 
gate and one inverter. 
 
 
Fig 11: one bit QCA full adder by using 5-




In this part, we simulate the existing and 
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The proposed full adder by using 5-input 
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Fig 8 192 0.20 Not 
applicable 
173 0.16 2 
Fig 9 145 0.17 5 73 0.07 2 
Fig 10 86 0.10 3 64 0.08 2 
5-input majority 
gate 
Fig 11 - - - 61 0.04 1 
 
CONCLUSION 
In this paper,an optimized full adder in 
QCA technology is presented.The 
proposed full adder was enhanced in terms 
of area,the complexity and delay.In the 
proposed design,we used a new 
formulation of full adders outputs.In 
addition os an efficient 
formulation,arrangements of QCA cells is 
also important to achieve an efficient and 
high performance implementation.Table 
summarize three important parameters of 
various design of full adder proposed in 
previous works and this paper.Area of the 
layout is also reduced in this proposed 
design.The delay,defined as the clock 
phase needing to transfer the input signals 
to the output,is 2 for 3-input majority gate. 
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